

# **Engineering Specification**

Type 15.0 QXGA Color TFT/LCD Module Model Name:IAQX10

**Document Control Number: OEM I-910-02** 

Note: Specification is subject to change without notice. Consequently it is better to contact to International Display Technology before proceeding with the design of your product incorporating this module.

Sales Support International Display Technology



### i Contents

- i Contents
- ii Record of Revision
- 1.0 Handling Precautions
- 2.0 General Description
- 2.1 Characteristics
- 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
- 5.1 Connectors
- 5.2 Interface Signal Connector
- 5.3 Interface Signal Description
- 5.4 Interface Signal Electrical Characteristics
- 5.4.1 Signal Electrical Characteristics for LVDS Receiver
- 5.4.2 LVDS Receiver Internal Circuit
- 5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection
- 5.5 Signal for Lamp connector
- 6.0 Pixel format image
- 7.0 Parameter guide line for CFL Inverter
- 8.0 Interface Timings
- 8.1 Timing Characteristics
- 8.2 Timing Definition
- 9.0 Power Consumption
- 10.0 Power ON/OFF Sequence
- 11.0 Mechanical Characteristics
- 12.0 National Test Lab Requirement



# ii Record of Revision

| Date             | Document<br>Revision | Page  | Summary   |
|------------------|----------------------|---|---|
| February 16,2001 | OEM910-01            | All   | First Edition for customer.  Based on Internal Spec. EC H30749 as of February 13,2001.  |
| January 15,2002  | OEM I-910-01         | 1,5,27,28                                     | Updated by establishment of the New Company as "International Display Technology". The Model Name was changed to IAQX10.  |
| March 6,2002     | OEM I-910-02         | 8<br>9<br>11<br>12<br>14-18<br>19<br>22<br>24 | Based on Internal Spec. EC H31310 as of February 20,2002. To update Handling Precautions. To update Characteristics. Physical Size White Luminance Contrast Ratio Optical Rise Time + Fall Time Power Consumption (VDD Line) Lamp Power Consumption To update CFL Current To update Optical Characteristics. To update Interface Signal Connector. To update Interface Signal Description. To update Signal Electrical Characteristics for LVDS Receiver. To add Recommended Guidelines for Motherboard PCB Design and Cable Selection. To update Parameter guide line for CFL Inverter. To update Typ. value of Frame Rate. To add Note. |



# 1.0 Handling Precautions

- If any signals or power lines deviate from the power on/off sequence, it may cause shorten the life of the LCD module.
- The LCD panel and the CFL are made of glass and may break or crack if dropped on a hard surface, so
  please handle them with care.
- CMOS-ICs are included in the LCD panel. They should be handled with care, to prevent electrostatic discharge.
- Do not press the reflector sheet at the back of the LCD module to any directions.
- Do not stick the adhesive tape on the reflector sheet at the back of the LCD module.
- Please handle care when mount in the system cover. Mechanical damage for lamp cable and for lamp connector may cause safety problems.
- Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (2.5, IEC60950 or UL60950), or be applied exemption conditions of flammability requirements (4.7.3.4, IEC60950 or UL60950) in an end product.
- The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit (2.4, IEC60950 or UL60950).
- The fluorescent lamp in the liquid crystal display(LCD) contains mercury. Do not put it in trash that is
  disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- Never apply detergent or other liquid directly to the screen.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth; do not use solvents or abrasives.
- Do not touch the front screen surface in your system, even bezel.
  - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Technology for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.
  - The information contained herein may be changed without prior notice. It is therefore advisable to contact International Display Technology before proceeding with the design of equipment incorporationg this product.

March 6,2002 OEM I-910-02 4/30



# 2.0 General Description

This specification applies to the Type 15.0 Color TFT/LCD Module 'IAQX10'.

This module is designed for a display unit of notebook style personal computer.

The screen format and electrical interface are intended to support the QXGA(2048(H) x 1536(V)) screen.

Support color is native 262K colors(RGB 6-bit data driver).

All input signals are LVDS(Low Voltage Differential Signaling) interface compatible.

This module does not contain an inverter card for backlight.

March 6.2002 OEM I-910-02 5/30



### 2.1 Characteristics


The following items are characteristics summary on the table under 25 degree C condition:

| CHARACTERISTICS ITEMS  | SPECIFICATIONS   |
|--|--|
| Screen Diagonal [mm]   | 380  |
| Pixels H x V   | 2048(x3) x 1536  |
| Active Area [mm]   | 304.1(H) x 228.1(V)  |
| Pixel Pitch [mm]   | 0.1485(per one triad) x 0.1485   |
| Pixel Arrangement  | R,G,B Vertical Stripe  |
| Weight [grams]   | 690 Typ., 725 Max.   |
| Physical Size [mm]   | 317.3(W) x 242.0(H) x 7.2(D) Typ./7.5(D) Max.  |
| Display Mode   | Normally Black   |
| Support Color  | Native 262K colors(RGB 6-bit data driver)  |
| White Luminance [cd/m²] Design Point 1:(ICFL=5.0mA) Design Point 2:(ICFL=7.65mA)                                 | (TBD)Typ. (center) 150 Typ. (center)   |
| Contrast Ratio   | 400 : 1 Typ.   |
| Optical Rise Time + Fall Time [msec]   | 60 Typ., 120 Max.  |
| Nominal Input Voltage VDD [Volt]   | +3.3 Typ.  |
| Power Consumption [Watt](VDD Line)   | 4.1 Typ., 5.2 Max.   |
| Lamp Power Consumption [Watt] Design Point 1:(ICFL=5.0mA) Design Point 2:(ICFL=7.65mA)                           | 3.5 Typ.,(W/o inverter loss) 4.5 Typ.,(W/o inverter loss)                            |
| Typical Power Consumption [Watt] (VDD Line + VCFL Line) Design Point 1:(ICFL=5.0mA) Design Point 2:(ICFL=7.65mA) | (TBD) Typ., (TBD) Max.(W/o inverter loss)<br>8.6 Typ., 10.2 Max. (W/o inverter loss) |
| Electrical Interface Temperature Range [degree C] Operating Storage (Shipping)                                   | 8 pairs LVDS(Even/Odd R/G/B Data(6bit), 3sync signals, Clock)  0 to +50 -20 to +60   |



### 2.2 Functional Block Diagram

The following diagram shows the functional block of this Type 15.0 Color TFT/LCD Module. The first LVDS port transmits even pixels while the second LVDS port transmits odd pixels.





# 3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as follows:

| Item                        | Symbol | Min  | Max        | Unit  | Conditions     |
|-----------------------------|--------|------|------------|-------|----------------|
| Logic/LCD Drive Voltage     | VDD    | -0.3 | +4.0       | V     |                |
| Input Signal Voltage        | VIN    | -0.3 | VDD+0.3    | V     |                |
| CFL Ignition Voltage        | Vs     | -    | +1,600     | Vrms  | (Note 2)       |
| CFL Current                 | ICFL   | -    | +8.0       | mAms  |                |
| CFL Peak Inrush Current     | ICFLP  | -    | 20         | mA    |                |
| Operating Temperature       | TOP    | 0    | +50        | deg.C | (Note 1)       |
| Operating Relative Humidity | НОР    | 8    | 95         | %RH   | (Note 1)       |
| Storage Temperature         | TST    | -20  | +60        | deg.C | (Note 1)       |
| Storage Relative Humidity   | HST    | 5    | 95         | %RH   | (Note 1)       |
| Vibration                   |        |      | 1.5 10-200 | G Hz  |                |
| Shock                       |        |      | 50 18      | G ms  | Rectangle wave |

Note 1: Maximum Wet-Bulb should be 39 degree C and No condensation.

Note 2: Duration: 50msec Max. Ta=0 degree C



**4.0 Optical Characteristics**The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

| Item                                 | Conditions                        | Specification        |      |  |
|--------------------------------------|-----------------------------------|----------------------|------|--|
|                                      |                                   | Тур.                 | Note |  |
| Viewing Angle<br>(Degrees)           | Horizontal (Right)<br>K≧10 (Left) | 85<br>85             | 1 1  |  |
| K:Contrast Ratio                     | Vertical (Upper)<br>K≧10 (Lower)  | 85<br>85             | - 1  |  |
| Contrast ratio                       |                                   | 400                  | -    |  |
| Response Time                        | Rising                            | 30                   | -    |  |
| (ms)                                 | Falling                           | 30                   | -    |  |
| Color                                | Red x                             | 0.569                | -    |  |
| Chromaticity                         | Red y                             | 0.332                | -    |  |
| (CIE)                                | Green x                           | 0.312                | -    |  |
|                                      | Green y                           | 0.544                | -    |  |
|                                      | Blue x                            | 0.149                | -    |  |
|                                      | Blue y                            | 0.132                | -    |  |
|                                      | White x                           | 0.313                | -    |  |
|                                      | White y                           | 0.329                | -    |  |
| White Luminance (cd/m²) ICFL 7.65 mA |                                   | 150 Typ.<br>(center) |      |  |



# 5.0 Signal Interface

### **5.1 Connectors**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| Connector Name / Designation  | For Signal Connector |
|-------------------------------|----------------------|
| Manufacturer                  | JAE                  |
| Type / Part Number            | FI-XB30S-HF10        |
| Mating Receptacle Manufacture | JAE                  |
| Mating Receptacle/Part Number | FI-X30M              |

| Connector Name / Designation | For Lamp Connector |  |  |
|------------------------------|--------------------|--|--|
| Manufacturer                 | JST                |  |  |
| Type / Part Number           | BHSR-02VS-1        |  |  |
| Mating Type / Part Number    | SM02B-BHSS-1       |  |  |



### 5.2 Interface Signal Connector

| Pin # | Signal Name                      |
|-------|----------------------------------|
| 1     | GND                              |
| 2     | VDD                              |
| 3     | VDD                              |
| 4     | V <sub>EEDID</sub> (Note 2,3)    |
| 5     | Reserved (Note 1)                |
| 6     | CLK <sub>EEDID</sub> (Note 2,4)  |
| 7     | Data <sub>EEDID</sub> (Note 2,4) |
| 8     | ReIN0-                           |
| 9     | ReIN0+                           |
| 10    | GND                              |
| 11    | ReIN1-                           |
| 12    | ReIN1+                           |
| 13    | GND                              |
| 14    | ReIN2-                           |
| 15    | ReIN2+                           |

| Pin # | Signal Name |  |
|-------|-------------|--|
| 16    | GND         |  |
| 17    | ReCLKIN-    |  |
| 18    | ReCLKIN+    |  |
| 19    | GND         |  |
| 20    | RoIN0-      |  |
| 21    | RoIN0+      |  |
| 22    | GND         |  |
| 23    | RoIN1-      |  |
| 24    | RoIN1+      |  |
| 25    | GND         |  |
| 26    | RoIN2-      |  |
| 27    | RoIN2+      |  |
| 28    | GND         |  |
| 29    | RoCLKIN-    |  |
| 30    | RoCLKIN+    |  |

### Note:

- 1. 'Reserved' pins are not allowed to connect any other line.
- 2. This LCD Module complies with "VESA ENHANCED EXTENDED DISPLAY IDENTIFICATION DATA STANDARD Release A, Revision 1" and supports "EEDID version 1.3".

  This module uses Serial EEPROM BR24C02FV (ROHM) or compatible as a EEDID function.
- 3. V<sub>EEDID</sub> power source shall be the current limited circuit which has not exceeding 1A. (Reference Document : "Enhanced Display Data Channel (E-DDC™) Proposed Standard", VESA)
- 4. Both CLK<sub>EEDID</sub> line and Data<sub>EEDID</sub> line are pulled-up with 10K ohm resistor to V<sub>EEDID</sub> power source line at LCD panel, respectively.

Voltage levels of all input signals are LVDS compatible (except VDD,EEDID). Refer to "Signal Electrical Characteristics for LVDS(\*)", for voltage levels of all input signals.



### 5.3 Interface Signal Description

The module uses a pair of LVDS receiver SN75LVDS86(Texas Instruments) compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS84/85 or compatible.

| SICNAL                | Description  |
|-----------------------|--|
|                       | Description  |
| INAIVIL               |  |
| GND                   | Ground   |
| VDD                   | +3.3V Power Supply   |
| VDD                   | +3.3V Power Supply   |
| $V_{\text{EEDID}}$    | EEDID 3.3V Power Supply  |
| Reserved              | Reserved   |
| CLK <sub>EEDID</sub>  | EEDID Clock  |
| Data <sub>EEDID</sub> | EEDID Data   |
| ReIN0-                | Negative LVDS differential data input (Even R0-R5, G0)   |
| ReIN0+                | Positive LVDS differential data input (Even R0-R5, G0)   |
| GND                   | Ground   |
| ReIN1-                | Negative LVDS differential data input (Even G1-G5, B0-B1)  |
| ReIN1+                | Positive LVDS differential data input (Even G1-G5, B0-B1)  |
| GND                   | Ground   |
| ReIN2-                | Negative LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG)   |
|                       | Positive LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG)   |
|                       | Ground   |
|                       | Negative LVDS differential clock input (Even)  |
|                       | Positive LVDS differential clock input (Even)  |
|                       | Ground   |
|                       | Negative LVDS differential data input (Odd R0-R5, G0)  |
|                       | Positive LVDS differential data input (Odd R0-R5, G0)  |
| GND                   | Ground   |
| RoIN1-                | Negative LVDS differential data input (Odd G1-G5, B0-B1)   |
| RoIN1+                | Positive LVDS differential data input (Odd G1-G5, B0-B1)   |
| GND                   | Ground   |
| RoIN2-                | Negative LVDS differential data input (Odd B2-B5)  |
| RoIN2+                | Positive LVDS differential data input (Odd B2-B5)  |
| GND                   | Ground   |
| RoCLKIN-              | Negative LVDS differential clock input (Odd)   |
|                       | Positive LVDS differential clock input (Odd)   |
|                       | SIGNAL NAME  GND  VDD  VDD  VEEDID  Reserved  CLKEEDID  DataEEDID  ReIN0-  ReIN1-  ReIN1+  GND  ReIN2-  ReIN2+  GND  ReCLKIN-  ROD  ROIN0-  ROIN0-  ROIN0-  ROIN0-  ROIN0-  ROIN1-  ROIN1- |

#### Note:

Input signals of odd and even clock shall be the same timing.

The module uses a 100ohm resistor between positive and negative data lines of each receiver input.

Even : First Pixel data Odd : Second Pixel Data



|                       | T  |
|-----------------------|--|
| SIGNAL NAME           | Description  |
| +RED 5                | RED Data 5 (MSB)   |
| +RED 4                | RED Data 4   |
| +RED 3                | RED Data 3   |
| +RED 2                | RED Data 2   |
| +RED 1                | RED Data 1   |
| +RED 0                | RED Data 0 (LSB)   |
| (EVEN/ODD)            |  |
|                       | Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data.      |
| +GREEN 5              | GREEN Data 5 (MSB)   |
| +GREEN 4              | GREEN Data 4   |
| +GREEN 3              | GREEN Data 3   |
| +GREEN 2              | GREEN Data 2   |
| +GREEN 1              | GREEN Data 1   |
| +GREEN 0              | GREEN Data 0 (LSB)   |
| (EVEN/ODD)            |  |
|                       | Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data.  |
| +BLUE 5               | BLUE Data 5 (MSB)  |
| +BLUE 4               | BLUE Data 4  |
| +BLUE 3               | BLUE Data 3  |
| +BLUE 2               | BLUE Data 2  |
| +BLUE 1               | BLUE Data 1  |
| +BLUE 0               | BLUE Data 0 (LSB)  |
| (EVEN/ODD)            |  |
|                       | Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data.    |
| -DTCLK                | Data Clock: The typical frequency is 82.125MHz.  |
|                       |  |
| (EVEN/ODD)            | The signal is used to strobe the pixel +data and the +DSPTMG                               |
| +DSPTMG               | Display Timing:  |
|                       | When the signal is high, the pixel data shall be valid to be displayed.                    |
| VSYNC                 | Vertical Sync: This signal is synchronized with -DTCLK. Both active high/low signals are   |
|                       | acceptable.  |
| HSYNC                 | Horizontal Sync: This signal is synchronized with -DTCLK. Both active high/low signals are |
|                       | acceptable.  |
| VDD                   | Power Supply   |
| GND                   | Ground   |
| V <sub>EEDID</sub>    | EEDID Power Supply   |
| CLK <sub>EEDID</sub>  | EEDID Clock  |
| Data <sub>EEDID</sub> | EEDID Data   |

Note: Output signals except V<sub>EEDID</sub>, CLK<sub>EEDID</sub> and Data<sub>EEDID</sub> from any system shall be Hi-Z state when VDD is off.



### **5.4 Interface Signal Electrical Characteristics**

### 5.4.1 Signal Electrical Characteristics for LVDS Receiver

Table. Electrical Characteristics

| Parameter                            | Symbol | Min              | Max                | unit | Conditions    |
|--------------------------------------|--------|------------------|--------------------|------|---------------|
| Differential Input High Threshold    | Vth    |                  | +100               | [mV] | Vcm=+1.2V     |
| Differential Input Low Threshold     | VtI    | -100             |                    | [mV] | Vcm=+1.2V     |
| Magnitude Differential Input Voltage | Vid    | 100              | 600                | [mV] |               |
| Common Mode Input Voltage            | Vic    | 0.825+   Vid   2 | 2.0 -   Vid  <br>2 | [V]  | Vth-Vtl=200mV |
| Common Mode Voltage Offset           | △Vcm   | -50              | +50                | [mV] | Vth-Vtl=200mV |

### Note:

- Input signals shall be low or Hi-Z state when VDD is off.
- All electrical characteristics for LVDS signal are defined and shall be measured at the interface connector of LCD (see Figure Measurement system).

Figure . Voltage Definitions






Figure. Measurement system






Table. Switching Characteristics

| Parameter                     | Symbol | Min   | Тур    | Max   | Unit   | Conditions   |
|-------------------------------|--------|-------|--------|-------|--------|--|
| Clock Frequency               | fc     | (TBD) | 82.125 | (TBD) | MHz    |  |
| Cycle Time                    | tc     | (TBD) | 12.2   | (TBD) | ns     |  |
| Data Setup Time (Note2)       | Tsu    | 500   |        |       | ps     | fc = 82.125MHz,                                    |
| Data Hold Time (Note2)        | Thd    | 500   |        |       | ps     | tCCJ < 50ps,<br>Vth-Vtl=200mV,<br>Vcm=1.2V, △Vcm=0 |
| Cycle-to-cycle jitter(Note 3) | tCCJ   | -150  |        | +150  | ps     |  |
| Cycle Modulation Rate(Note 4) | tCJavg |       |        | 20    | ps/clk |  |

- Note 1: All values are at VDD=3.3V, Ta=25 degree C.
- Note 2: See figure "Timing Definition" and "Timing Definition(detail A)" for definition.
- Note 3: Jitter is the magnitude of the change in input clock period.
- **Note 4:** This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles.

This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.

Figure . Timing Definition (Even)






Figure . Timing Definition (Odd)







Figure . Timing Definition(detail A)




Note: Tsu and Thd are internal data sampling window of receiver. Trskm is the system skew margin; i.e., the sum of cable skew, source clock jitter, and other inter-symbol interference, shall be less than Trskm.



#### 5.4.2 LVDS Receiver Internal Circuit

Below figure shows the internal block diagram of the LVDS receiver.



### 5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection

Following the suggestions below will help to achieve optimal results.

- Use controlled impedance media for LVDS signals. They should have a matched differential impedance of 100ohm.
- Match electrical lengths between traces to minimize signal skew.
- Isolate TTL signals from LVDS signals.
- For cables, twisted pair, twinax, or flex circuit with close coupled differential traces are recommended.



# 5.5 Signal for Lamp Connector

| Pin # | Signal Name       |
|-------|-------------------|
| 1     | Lamp High Voltage |
| 2     | Lamp Low Voltage  |



# 6.0 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image. Even and odd pair of RGB data are sampled at a time.

|             | Even<br>0 | Odd<br>1 |   | Even<br>2046 | Odd<br>2047 |  |
|-------------|-----------|----------|---|--------------|-------------|--|
| 1st Line    | R G B     | R G B    |   | R G B        | R G B       |  |
|             | <br>      | <br>     |   | <br>         |             |  |
|             |           |          |   |              |             |  |
|             | <br>      | <br>     | 1 |              |             |  |
|             |           |          |   |              |             |  |
| 1536th Line | R G B     | R G B    |   | R G B        | R G B       |  |



## 7.0 Parameter guide line for CFL Inverter

| PARAMETER                     | MIN   | DP-1  | DP-2 | MAX | UNITS | CONDITION                      |
|-------------------------------|-------|-------|------|-----|-------|--------------------------------|
| White Luminance (center)      | -     | (TBD) | 150  | -   | cd/m² | (Ta=25 deg.C)                  |
| CFL current(ICFL)             | 3     | 5     | 7.65 | 8   | mArms | (Ta=25 deg.C)                  |
| CFL Frequency(FCFL)           | 40    |       |      | 60  | KHz   | (Ta=25 deg.C)<br><b>Note 1</b> |
| CFL Ignition Voltage(Vs)      | 1,500 | -     | -    | -   | Vrms  | (Ta= 0 deg.C)<br>Note 3        |
| CFL Voltage (Reference)(VCFL) | -     | 700   | 590  | -   | Vrms  | (Ta=25 deg.C)<br><b>Note 2</b> |
| CFL Power consumption(PCFL)   | -     | 3.5   | 4.5  | 5   | W     | (Ta=25 deg.C)<br><b>Note 2</b> |


- **Note 1:** CFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- Note 2: Calculated value for reference (ICFL x VCFL = PCFL).
- **Note 3:** CFL inverter should be able to give out a power that has a generating capacity of over 1,500 voltage. Lamp units need 1,500 voltage minimum for ignition.
- Note 4: DP-1(Design Point-1) and DP-2(Design Point-2) are recommended Design Points.
  - \*1 All of characteristics listed are measured under the condition using the Test inverter.
  - \*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
  - \*3 In designing an inverter, it is suggested to check safety circuit very carefully.

    Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.
  - \*4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
  - \*5 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
  - \*6 It should be employed the inverter which has 'Duty Dimming', if ICFL is less than 4.0[mA].

March 6,2002 OEM I-910-02 22/30



The following chart is CFL current versus the luminance for your reference.





# 8.0 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS86(Texas Instruments) or equivalent.

# 8.1 Timing Characteristics

| Signal  | Item           | Symbol | MIN.  | TYP.   | MAX.  | Unit    |
|---------|----------------|--------|-------|--------|-------|---------|
| DTCLK   | Freqency       | Fdck   | (TBD) | 82.125 | (TBD) | [MHz]   |
|         |                | Tck    | (TBD) | 12.2   | (TBD) | [ns]    |
| +V-Sync | Frame Rate     | Fv     | -     | 42.266 | -     | [Hz]    |
|         |                | Tv     | -     | 20.3   | -     | [ms]    |
|         |                | Nv     | (TBD) | 1555   | (TBD) | [lines] |
|         | V-Active Level | Tva    | (TBD) | 13.1   | (TBD) | [us]    |
|         |                | Nva    | (TBD) | 1      | (TBD) | [lines] |
|         | V-Back Porch   | Nvb    | (TBD) | 1      | (TBD) | [lines] |
|         | V-Front Porch  | Nvf    | (TBD) | 17     | (TBD) | [lines] |
| +DSPTMG | V-Line         | m      |       | 1536   |       | [lines] |
| +H-Sync | Scan Rate      | Fh     | -     | 76.6   | -     | [KHz]   |
|         |                | Th     | -     | 13.1   | -     | [usec]  |
|         |                | Nh     | (TBD) | 1072   | (TBD) | [Tck]   |
|         | H-Active Level | Tha    |       | 0.097  |       | [usec]  |
|         |                | Tha    | (TBD) | 8      | (TBD) | [Tck]   |
|         | H-Back Porch   | Thb    | (TBD) | 32     | (TBD) | [Tck]   |
|         | H-Front Porch  | Thf    | (TBD) | 8      |       | [Tck]   |
| +DSPTMG | Display        | Thd    |       | 12.469 |       | [usec]  |
| +DATA   | Data Even/Odd  | n      |       | 2048   |       | [dots]  |

Note: Both positive Hsync and positive Vsync polarity is recommended

When there are invalid timing, Display appears black pattern.


Synchronous Signal Defects and enter Auto Refresh for LCD Module Protection Mode.



### **8.2 Timing Definition**


### **Vertical Timing**

| Support mode            | Tvblk<br>Vertical<br>Blanking | m<br>Active Field | Tvf VSYNC<br>Front Porch | Tv,Nv<br>Frame<br>Time | Tva<br>VSYNC<br>Width | Tvb<br>VSYNC<br>Back Porch |
|-------------------------|-------------------------------|-------------------|--------------------------|------------------------|-----------------------|----------------------------|
| 2048 x 1536 at 50Hz     | 0.248 ms                      | 20.050 ms         | 0.222 ms                 | 20.298 ms              | 0.013 ms              | 0.013 ms                   |
| (H line rate : 13.1 us) | (19 lines)                    | (1536 lines)      | (17 lines)               | (1555 lines)           | (1 line)              | (1 line)                   |



### **Horizontal Timing**

| Support mode  | Thblk<br>Horizontal<br>Blanking | Thd<br>Active Field      | Thf<br>HSYNC<br>Front Porch | Th,Nh<br>H Line<br>Time  | Tha<br>HSYNC<br>Width | Thb<br>HSYNC<br>Back Porch |
|---|---------------------------------|--------------------------|-----------------------------|--------------------------|-----------------------|----------------------------|
| 2048 x 1536<br>Dotclock : 164.250<br>MHz (82.125MHz x2) | 0.584 us<br>(96 dots)           | 12.469 us<br>(2048 dots) | 0.097 us<br>(16 dots)       | 13.053 us<br>(2144 dots) | 0.097 us<br>(16 dots) | 0.390 us<br>(64 dots)      |





# 9.0 Power Consumption

Input power specifications are as follows;


| SYMBOL | PARAMETER                                   | Min | Тур  | Max  | UNITS | CONDITION                  |
|--------|---|-----|------|------|-------|----------------------------|
| VDD    | Logic/LCD Drive<br>Voltage                  | 3.0 | 3.3  | 3.6  | V     | Load Capacitance<br>68uF   |
| PDD    | VDD Power                                   |     |      | 5.2  | W     | MAX Pattern VDD=3.6V       |
| PDD    | VDD Power                                   |     | 4.1  |      | W     | All White Pattern VDD=3.3V |
| IDD    | VDD Current                                 |     |      | 1730 | mA    | MAX Pattern VDD=3.0V       |
| IDD    | VDD Current                                 |     | 1240 |      | mA    | All White Pattern VDD=3.3V |
| VDDrp  | Allowable Logic/LCD<br>Drive Ripple Voltage |     |      | 100  | mVp-p |                            |
| VDDns  | Allowable Logic/LCD<br>Drive Ripple Noise   |     |      | 100  | mVp-p |                            |

Note: Max Pattern: 2 dot Vertical sub-pixel stripe.




# 10.0 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.






### 11.0 Mechanical Characteristics









# 12.0 National Test Lab Requirement

The display module is authorized to Apply the UL Recognized Mark.

#### **Conditions of Acceptability**

- This component has been judged on the basis of the required spacings in the Standard for Safety of Information Technology Equipment, Including Electrical Business Equipment, CAN/CSA C22.2 No.950-95
   \*UL 1950, Third Edition, including revisions through revision date March 1,1998, which are based on the Fourth Amendment to IEC 950, Second Edition, which would cover the component itself if submitted for Listing.
- CF Lamp circuit for this model should be supplied from Limited Current Circuit.
- The units are supplied by Limited Power Sources.
- The terminals and connectors are suitable for factory wiring only.
- The terminals and connectors have not been evaluated for field wiring.
- A suitable Electrical and Fire enclosure shall be provided.

\*\*\*\*\* End Of Page \*\*\*\*\*

March 6,2002 OEM I-910-02 30/30