

Engineering Specification

Type 15.0 SXGA+ Color TFT/LCD Module Model Name:IASX12C

Document Control Number: OEM I-912C-02

Note: Specification is subject to change without notice. Consequently it is better to contact to International Display Technology before proceeding with the design of your product incorporating this module.

Sales Support International Display Technology

1/30



i Contents

- i Contents
- ii Record of Revision
- 1.0 Handling Precautions
- 2.0 General Description
- 2.1 Characteristics
- 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
- 5.1 Connectors
- 5.2 Interface Signal Connector
- 5.3 Interface Signal Description
- 5.4 Interface Signal Electrical Characteristics
 - 5.4.1 Signal Electrical Characteristics for LVDS Receiver
 - 5.4.2 LVDS Receiver Internal Circuit
 - 5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection
- 5.5 Signal for Lamp connector
- 6.0 Pixel format image
- 7.0 Parameter guide line for CFL Inverter
- 8.0 Interface Timings
- 8.1 Timing Characteristics
- 8.2 Timing Definition
- 9.0 Power Consumption
- 10.0 Power ON/OFF Sequence
- 11.0 Mechanical Characteristics
- 12.0 National Test Lab Requirement



ii Record of Revision

Date	Document Revision	Page	Summary
November 19,2001	OEM I-912C-01	All	First Edition for customer. Based on Internal Spec. EC H30771 as of August 10,2001. (Lamp Cable Length: 115 +5mm)
October 24,2002	OEM I-912C-02	8 30	To update Max. value of CFL Ignition Voltage. To update National Test Lab Requirement.



1.0 Handling Precautions

- 1. Since front polarizer is easily damaged, pay attention not to scratch it.
- 2. Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3. Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4. When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5. Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6. Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7. Do not open nor modify the Module Assembly.
- 8. Do not press the reflector sheet at the back of the module to any directions.
- 9. Do not stick the adhesive tape on the reflector sheet at the back of the LCD module.
- 10. In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CFL Reflector edge.
 Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 11. At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface
- Connector of the TFT Module.

 12. After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor boot the TFT Module even momentum. At designing the enclosure it should be taken into consideration.
- bent the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 13. The fluorescent lamp in the liquid crystal display (LCD) contains mercury. Do not put it in trash that is disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- 14. Small amount of materials having no flammability grade is used in the LCD module.

 The LCD module should be supplied by power complied with requirements of Limited Power Source (2.5, IEC60950 3rd. Ed. or UL60950 3rd. Ed.), or be applied exemption conditions of flammability requirements (4.7.3.4, IEC60950 3rd.Ed. or UL60950 3rd.Ed.) in an end product.
- 15. The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit (2.4, IEC60950 3rd.Ed. or UL60950 3rd.Ed.). Do not connect the CFL in Hazardous Voltage Circuit.
 - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Technology for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.
 - The information contained herein may be changed without prior notice. It is therefore
 advisable to contact International Display Technology before proceeding with the design of
 equipment incorporating this product.



2.0 General Description

This specification applies to the Type 15.0 Color TFT/LCD Module 'IASX12C'.

This module is designed for a display unit of notebook style personal computer.

The screen format and electrical interface are intended to support the SXGA+(1400(H) x 1050(V)) screen. Support color is native 262K colors(RGB 6-bit data driver).

All input signals are LVDS(Low Voltage Differential Signaling) interface compatible.

This module does not contain an inverter card for backlight.



2.1 Characteristics


The following items are characteristics summary on the table under 25 degree C condition:

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [mm]	381
Pixels H x V	1400(x3) x 1050
Active Area [mm]	304.5(H) x 228.375(V)
Pixel Pitch [mm]	0.2175(per one triad) x 0.2175
Pixel Arrangement	R,G,B Vertical Stripe
Weight [grams]	690 Typ., 725 Max.
Physical Size [mm]	317.3(W) x 242.0(H) x 7.2(D) Typ./7.5(D) Max.
Display Mode	Normally Black
Support Color	Native 262K colors(RGB 6-bit data driver)
White Luminance [cd/m²] (center)	200 Typ.
Contrast Ratio	400 : 1 Typ.
Optical Rise Time + Fall Time [msec]	60 Typ.
Nominal Input Voltage VDD [Volt]	+3.3 Typ.
Power Consumption [Watt](VDD)	1.8 Typ., 3.0 Max.
Lamp Power Consumption [Watt]	4.5 Typ., 5.0 Max. (W/o inverter loss)
Typical Power Consumption [Watt] (VDD Line + VCFL Line)	6.3 Typ., 8.0 Max. (W/o inverter loss)
Electrical Interface	8 pairs LVDS(Even/Odd R/G/B Data(6bit), 3sync signals, Clock)
Temperature Range [degree C] Operating Storage (Shipping)	0 to +50 -20 to +60



2.2 Functional Block Diagram

The following diagram shows the functional block of this Type 15.0 Color TFT/LCD Module. The first LVDS port transmits even pixels while the second LVDS port transmits odd pixels.





3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as follows:

Item	Symbol	Min	Max		Unit	t	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0		V		
Input Signal Voltage	VIN	-0.3	VDD+	-0.3	V		
CFL Ignition Voltage	Vs	-	+1,60	0	Vrm	S	Note 2
CFL Current	ICFL	-	8		mAr	ns	
CFL Peak Inrush Current	ICFLP	-	20		mA		
Operating Temperature	TOP	0	+50		deg	.C	Note 1
Operating Relative Humidity	HOP	8	95		%RI	Н	Note 1
Storage Temperature	TST	-20	+60		deg	.C	Note 1
Storage Relative Humidity	HST	5	95		%RI	Н	Note 1
Vibration			1.5	10-200	G	Hz	
Shock			50	18	G	ms	Rectangle wave

Note 1: Maximum Wet-Bulb should be 39 degree C and No condensation.

Note 2: Duration: 50msec Max. Ta=0 degree C

October 24,2002 OEM I-912C-02 8/30



4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

Item		Conditions	Specification		
item		Conditions	Тур.	Note	
Viewing Angle	Horizontal	(Right)	85	-	
(Degrees)	Km10	(Left)	85	-	
	Vertical	(Upper)	85	-	
K:Contrast Ratio	Km10	(Lower)	85	-	
Contrast ratio			400	-	
Response Time	Rising		30	-	
(ms)	Falling		30	-	
Color	Red	Х	0.569	-	
Chromaticity	Red	У	0.332	-	
(CIE)	Green	Х	0.312	-	
	Green	у	0.544	-	
	Blue	X	0.149	-	
	Blue	у	0.132	-	
	White	Х	0.313	-	
	White	у	0.329	-	
White Luminance (cd/m²)			200 Typ.		

October 24,2002 OEM I-912C-02 9/30



5.0 Signal Interface

5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	JAE
Type / Part Number	FI-XB30S-HF10
Mating Receptacle Manufacture	JAE
Mating Receptacle/Part Number	FI-X30M

Connector Name / Designation	For Lamp Connector
Manufacturer	JST
Type / Part Number	BHSR-02VS-1
Mating Type / Part Number	SM02B-BHSS-1



5.2 Interface Signal Connector

Pin#	Signal Name
1	FG (GND)
2	GND
3	VDD
4	VDD
5	V _{EEDID} (Note 2,3) (Option)
6	Reserved (Note 1)
7	CLK _{EEDID} (Note 2,4) (Option)
8	Data _{EEDID} (Note 2,4) (Option)
9	ReIN0-
10	ReIN0+
11	GND
12	ReIN1-
13	RelN1+
14	GND
15	ReIN2-
16	RelN2+

Pin#	Signal Name
17	GND
18	ReCLKIN-
19	ReCLKIN+
20	GND
21	RoIN0-
22	RoIN0+
23	GND
24	RoIN1-
25	RoIN1+
26	GND
27	RoIN2-
28	RoIN2+
29	GND
30	RoCLKIN-
31	RoCLKIN+
32	FG (GND)

Note:

- 1. 'Reserved' pins are not allowed to connect any other line.
- 2. This LCD Module complies with "VESA ENHANCED EXTENDED DISPLAY IDENTIFICATION DATA STANDARD Release A, Revision 1" and supports "EEDID version 1.3".

 This module uses Serial EEPROM BR24C02FV (ROHM) or compatible as a EEDID function.
- 3. V_{EEDID} power source shall be the current limited circuit which has not exceeding 1A. (Reference Document : "Enhanced Display Data Channel (E-DDCTM) Proposed Standard", VESA)
- 4. Both CLK_{EEDID} line and Data_{EEDID} line are pulled-up with 10K ohm resistor to V_{EEDID} power source line at LCD panel, respectively.

Voltage levels of all input signals are LVDS compatible (except VDD,EEDID). Refer to "Signal Electrical Characteristics for LVDS", for voltage levels of all input signals.



5.3 Interface Signal Description

The LVDS receiver equipped in this LCD module is compatible with ANSI/TIA/TIA-644 standard.

1 FG 2 GN 3 VD 4 VD 5 V _{EE} 6 Re: 7 CL 8 Da: 9 Re 10 Re 11 GN	ND DD DD eserved LK _{EEDID}	Frame Ground Ground +3.3V Power Supply +3.3V Power Supply EEDID 3.3V Power Supply (Option)
2 GN 3 VD 4 VD 5 V _{EE} 6 Re: 7 CL 8 Da: 9 Re 10 Re 11 GN	ND DD DD eserved LK _{EEDID}	Ground +3.3V Power Supply +3.3V Power Supply EEDID 3.3V Power Supply (Option)
3 VD 4 VD 5 V _{EE} 6 Re: 7 CL 8 Da: 9 Re 10 Re 11 GN	DD DD EEDID eserved LK _{EEDID}	+3.3V Power Supply +3.3V Power Supply EEDID 3.3V Power Supply (Option)
4 VD 5 V _{EE} 6 Re: 7 CL 8 Da: 9 Re 10 Re 11 GN	DD EEDID ESERVED	+3.3V Power Supply EEDID 3.3V Power Supply (Option)
5 V _{EE} 6 Re: 7 CL 8 Da: 9 Re: 10 Re: 11 GN	eserved K _{EEDID}	EEDID 3.3V Power Supply (Option)
6 Res 7 CL 8 Da 9 Re 10 Re 11 GN	eserved -K _{EEDID}	117 \ 1 /
6 Re: 7 CL 8 Da: 9 Re: 10 Re: 11 GN	eserved -K _{EEDID}	
8 Da 9 Re 10 Re 11 GN		Reserved
8 Da 9 Re 10 Re 11 GN		EEDID Clock (Option)
10 Re 11 GN	ata _{EEDID}	EEDID Data (Option)
11 GN	eIN0-	Negative LVDS differential data input (Even R0-R5, G0)
	eIN0+	Positive LVDS differential data input (Even R0-R5, G0)
40 0-	ND	Ground
12 Re	eIN1-	Negative LVDS differential data input (Even G1-G5, B0-B1)
13 Re	eIN1+	Positive LVDS differential data input (Even G1-G5, B0-B1)
14 GN	ND	Ground
15 Re	elN2-	Negative LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG)
16 Re	eIN2+	Positive LVDS differential data input (Even B2-B5, HSYNC, VSYNC, DSPTMG)
17 GN	ND	Ground
18 Re	CLKIN-	Negative LVDS differential clock input (Even)
19 Re	eCLKIN+	Positive LVDS differential clock input (Even)
20 GN	ND	Ground
21 Ro	oIN0-	Negative LVDS differential data input (Odd R0-R5, G0)
22 Ro	+0NIc	Positive LVDS differential data input (Odd R0-R5, G0)
23 GN	ND	Ground
24 Ro	IN1-	Negative LVDS differential data input (Odd G1-G5, B0-B1)
25 Ro	IN1+	Positive LVDS differential data input (Odd G1-G5, B0-B1)
26 GN	ND	Ground
	oIN2-	Negative LVDS differential data input (Odd B2-B5)
	IN2+	Positive LVDS differential data input (Odd B2-B5)
29 GN		Ground
		Negative LVDS differential clock input (Odd)
	CLKIN-	
32 FG	CLKIN+	Positive LVDS differential clock input (Odd)

Note:

Input signals of odd and even clock shall be the same timing.

The module uses a 100ohm resistor between positive and negative data lines of each receiver input.

Even: First Pixel data
Odd: Second Pixel Data



data. +GREEN 5 +GREEN 4 +GREEN 3 GREEN Data 4 +GREEN 3 GREEN Data 3 +GREEN 2 +GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 2 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	SIGNAL NAME	Description
+RED 4 +RED 3 RED Data 3 +RED 2 +RED 1 +RED 0 (EVEN/ODD) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 +GREEN 0 -GREEN Data 3 +GREEN 2 +GREEN 1 +GREEN 1 -GREEN 0 -GREEN Data 1 +GREEN 0 -GREEN Data 1 +GREEN 0 -GREEN Data 1 -GREEN 0 -GREEN Data 3 -BLUE 5 -BLUE 5 -BLUE 5 -BLUE 1 -BLUE 1 -BLUE 1 -BLUE 1 -BLUE 1 -BLUE 0 -GREEN DATA 1 -GREEN 0 -GREEN DATA 1 -GREEN DATA 5 -GREEN DATA 1 -GREEN DATA 5 -GREEN DATA 1 -GREEN DATA 6 -GREEN DATA 1 -GREEN DATA 3 -GREEN DATA 1 -GREEN DATA 3 -GREEN DATA 1 -GREEN DATA 1 -GREEN DATA 3 -GREEN DATA 1 -GREEN DATA 3 -GREEN DATA 1 -GREEN DATA 3 -	+DED 6	DED Data 5 (MSD)
+RED 3 +RED 2 +RED 1 +RED 0 (EVEN/ODD) Red-pixel Data 2 +RED Data 1 RED Data 0 (LSB) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 GREEN Data 3 +GREEN 2 GREEN Data 3 +GREEN 2 GREEN Data 3 +GREEN 0 GREEN Data 1 GREEN Data 1 GREEN Data 1 GREEN Data 0 (LSB) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 5 +BLUE A +BLUE 3 +BLUE Data 5 +BLUE Data 3 +BLUE Data 3 +BLUE Data 3 +BLUE Data 3 +BLUE D BLUE DATA 1 +BLUE 1 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+RED 2 +RED 1 +RED 0 (EVEN/ODD) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 +GREEN 0 -GREEN Data 3 +GREEN 2 +GREEN 1 +GREEN 0 -GREEN Data 2 +GREEN 1 -GREEN 0 -GREEN Data 2 -GREEN Data 1 -GREEN 0 -GREEN Data 2 -GREEN Data 1 -GREEN 0 -GREEN Data 3 -GREEN Data 3 -GREEN Data 1 -GREEN 0 -GREEN Data 3 -GREEN Data 4 -GREEN Data 3 -DTCLK -DATA Clock: The typical frequency is 54MHz. (EVEN/ODD) Biplay Timing: -DSPTMG -Display Timing: -DSPTMG -DSPTMG -DATA Clock: The typical data shall be valid to be displayed.		
+RED 1 +RED 0 (EVEN/ODD) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 GREEN Data 4 +GREEN 2 +GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 5 +BLUE Data 3 +BLUE 2 +BLUE 1 +BLUE 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+RED 0 (EVEN/ODD) Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 -GREEN Data 4 +GREEN 3 -GREEN Data 3 +GREEN Data 2 +GREEN 1 -GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 3 +BLUE Data 1 +BLUE 0 -BLUE Data 1 -BLUE 0 -BLUE Data 0 (LSB) Blue Data 2 -BLUE Data 0 -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) Pospt M Red-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 -GREEN Data 4 +GREEN 3 +GREEN Data 3 +GREEN 1 +GREEN 0 -GREEN Data 2 -GREEN Data 2 -GREEN Data 1 +GREEN 0 -GREEN Data 0 (LSB) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 3 +BLUE Data 3 +BLUE Data 3 +BLUE Data 2 +BLUE 1 +BLUE 0 -BLUE Data 1 +BLUE 0 -BLUE Data 0 (LSB) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data. +GREEN 5 +GREEN 4 +GREEN 3 GREEN Data 4 GREEN Data 3 +GREEN 2 GREEN Data 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 5 +BLUE Data 3 +BLUE Data 3 +BLUE Data 3 +BLUE Data 3 +BLUE Data 2 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		NED Data 0 (ESD)
+GREEN 5 +GREEN 4 +GREEN 3 GREEN Data 3 GREEN Data 3 +GREEN 2 +GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 2 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) Formal A GREEN Data 5 GREEN Data 1 GREEN Data 1 GREEN Data 2 HOWN GREEN Data 5 GREEN Data 1 GREEN Data 1 GREEN Data 6 GREEN Data 1 GREEN Data 1 GREEN Data 1 GREEN Data 2 BLUE Data 5 GREEN Data 1 GREEN Data 2 GREEN Data 1 GREEN Data 2 GREEN Data 1 GREEN Data 1 GREEN Data 2 GREEN Data 1 GREEN Data 3 GREEN Data 4 GREEN Data 3 GREEN Data 3 GREEN Data 4 GREEN Data	(LVLIV/ODD)	Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel
+GREEN 4 +GREEN 3 +GREEN 2 +GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 3 +BLUE Data 3 +BLUE Data 3 +BLUE Data 4 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) +DSPTMG GREEN Data 2 GREEN Data 2 GREEN Data 1 GREEN Data 1 GREEN Data 2 GREEN Data 2 GREEN Data 1 GREEN Data 2 GREEN Data 1 GREEN Data 2 GREEN Data 1 GREEN Data 2 GREEN Data 3 GREEN Data 2 GREEN Data 2 GREEN Data 3 GREEN Data 2 GREEN Data 3 GREEN Data 2 GREEN Data 3 GREEN Data 4 GREEN Data 5 GREEN Data 4 GREEN Data 5 GREEN Data 4 GREEN Data 5 GRE	+GREEN 5	
+GREEN 3 +GREEN 2 +GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 3 +BLUE Data 3 +BLUE 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) -DSPTMG GREEN Data 3 GREEN Data 2 GREEN Data 1 GREEN Data 0 (LSB) GREEN Data 1 GREEN Data 1 GREEN Data 1 GREEN Data 1 GREEN Data 2 GREEN Data 0 (LSB) GREEN Data 1 GREN Data Consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+GREEN 2 +GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE 2 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) CREEN Data 2 GREEN Data 1 GREEN Data 1 GREEN Data 0 (LSB) GREEN Data 1 GREEN Data 1 GREEN Data 2 (MSB) BLUE Data 5 (MSB) BLUE Data 3 BLUE Data 3 BLUE Data 2 BLUE Data 1 BLUE Data 1 BLUE Data 0 (LSB) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+GREEN 1 +GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE 2 +BLUE 2 +BLUE 1 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) CEVEN/ODD) CEVEN/ODD CEVEN/ODD Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+GREEN 0 (EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 3 +BLUE Data 3 +BLUE Data 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
(EVEN/ODD) Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 4 +BLUE 3 +BLUE Data 3 +BLUE Data 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data. +BLUE 5 +BLUE 4 +BLUE 3 BLUE Data 4 +BLUE 3 BLUE Data 3 +BLUE 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
pixel data. +BLUE 5 +BLUE 4 +BLUE 3 BLUE Data 4 +BLUE 2 BLUE Data 2 +BLUE 1 +BLUE 0 BLUE Data 1 BLUE Data 0 (LSB) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	,	Green-pixel Data: Each green pixel's brightness data consists of these 6 bits
+BLUE 5 +BLUE 4 +BLUE 3 +BLUE Data 3 +BLUE Data 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+BLUE 4 +BLUE 3 +BLUE 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	+BLUE 5	
+BLUE 2 +BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		
+BLUE 1 +BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	+BLUE 3	BLUE Data 3
+BLUE 0 (EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	+BLUE 2	BLUE Data 2
(EVEN/ODD) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	+BLUE 1	BLUE Data 1
Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	+BLUE 0	BLUE Data 0 (LSB)
data. -DTCLK Data Clock: The typical frequency is 54MHz. (EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	(EVEN/ODD)	
(EVEN/ODD) The signal is used to strobe the pixel +data and the +DSPTMG +DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.		Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits pixel data.
+DSPTMG Display Timing: When the signal is high, the pixel data shall be valid to be displayed.	-DTCLK	Data Clock: The typical frequency is 54MHz.
When the signal is high, the pixel data shall be valid to be displayed.	(EVEN/ODD)	The signal is used to strobe the pixel +data and the +DSPTMG
	+DSPTMG	Display Timing:
VCVNC Vertical Cyne: This signal is symphronized with DTCLV Both setting high/lev		When the signal is high, the pixel data shall be valid to be displayed.
I VOTING I VERTICAL SYNC. THIS SIGNAL IS SYNCHRONIZED WITH -DITCEN. BOTH ACTIVE NIGH/IOW	VSYNC	Vertical Sync: This signal is synchronized with -DTCLK. Both active high/low
signals are acceptable.		
HSYNC Horizontal Sync: This signal is synchronized with -DTCLK. Both active high/low	HSYNC	Horizontal Sync: This signal is synchronized with -DTCLK. Both active high/low
signals are acceptable.		
VDD Power Supply	VDD	Power Supply
GND Ground	GND	Ground
V _{EEDID} EEDID Power Supply (Option)	V _{EEDID}	EEDID Power Supply (Option)
CLK _{EEDID} EEDID Clock (Option)	CLK _{EEDID}	
Data _{EEDID} EEDID Data (Option)		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

Note: Output signals except V_{EEDID}, CLK_{EEDID} and Data_{EEDID} from any system shall be Hi-Z state when VDD is off.



5.4 Interface Signal Electrical Characteristics

5.4.1 Signal Electrical Characteristics for LVDS Receiver

Table. Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Differential Input High Threshold	Vth			+100	mV	Vcm=+1.2V
Differential Input Low Threshold	VtI	-100			mV	Vcm=+1.2V
Magnitude Differential Input Voltage	Vid	100		600	mV	
Common Mode Voltage	Vcm	1.0	1.2	1.4	V	Vth - Vtl = 200mV
Common Mode Voltage Offset	∆Vcm	-50		+50	mV	Vth - Vtl = 200mV

Note:

- Input signals shall be low or Hi-Z state when VDD is off.
- All electrical characteristics for LVDS signal are defined and shall be measured at the interface connector of LCD (see Figure Measurement system).

Figure. Voltage Definitions






Figure. Measurement system






Table. Switching Characteristics (60Hz)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Clock Frequency	fc	51	54	57	MHz	
Cycle Time	tc	17.5	18.5	19.6	ns	
Data Setup Time(Note 2)	Tsu	700			ps	fc = 54MHz, tCCJ < 50ps, Vth-Vtl = 200mV, Vcm = 1.2V, △Vcm = 0
Data Hold Time(Note 2)	Thd	700			ps	
Cycle-to-cycle jitter(Note 3)	tCCJ	-150		+150	ps	
Cycle Modulation Rate(Note 4)	tCJavg			20	ps/clk	

(Note)

- 1. All values are at VDD=3.3V, Ta=25 degree C.
- 2. See figure "Timing Definition" and "Timing Definition(detail A)" for definition.
- 3. Jitter is the magnitude of the change in input clock period.
- 4. This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles.

This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.

Figure. Timing Definition (Even)






Figure. Timing Definition (Odd)







Figure. Timing Definition (detail A)




Note: Tsu and Thd are internal data sampling window of receiver. Trskm is the system skew margin; i.e., the sum of cable skew, source clock jitter, and other inter-symbol interference, shall be less than Trskm.



5.4.2 LVDS Receiver Internal Circuit

Below figure shows the internal block diagram of the LVDS receiver.



5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection

Following the suggestions below will help to achieve optimal results.

- Use controlled impedance media for LVDS signals. They should have a matched differential impedance of 100ohm.
- Match electrical lengths between traces to minimize signal skew.
- Isolate TTL signals from LVDS signals.
- For cables, twisted pair, twinax, or flex circuit with close coupled differential traces are recommended.



5.5 Signal for Lamp Connector

Pin#	Signal Name
1	Lamp High Voltage
2	Lamp Low Voltage



6.0 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image. Even and odd pair of RGB data are sampled at a time.

	Even 0	Odd 1	Even 1398	Odd 1399	
1st Line	R G B	R G B	 R G B	R G B	
1050th Line	R G B	R G B	R G B	R G B	

21/30



7.0 Parameter guide line for CFL Inverter


PARAMETER	MIN	DP-1	MAX	UNITS	CONDITION
White Luminance	-	200	-	cd/m ²	(Ta=25 deg.C)
CFL current(ICFL)	3.0	7.5 (TBD)	8.0	mArms	(Ta=25 deg.C)
CFL Frequency(FCFL)	40		60	KHz	(Ta=25 deg.C) Note 1
CFL Ignition Voltage(Vs)	1,500	-	-	Vrms	(Ta= 0 deg.C) Note 3
CFL Voltage (Reference)(VCFL)	-	590	-	Vrms	(Ta=25 deg.C) Note 2
CFL Power consumption(PCFL)	-	4.5	5.0	W	(Ta=25 deg.C) Note 2

- **Note 1:** CFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- **Note 2:** Calculated value for reference (ICFL x VCFL = PCFL).
- **Note 3:** CFL inverter should be able to give out a power that has a generating capacity of over 1,500 voltage. Lamp units need 1,500 voltage minimum for ignition.
- Note 4: DP-1(Design Point-1) is recommended Design Point.
 - *1. All of characteristics listed are measured under the condition using the Test inverter.
 - *2. In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
 - *3. In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.
 - *4. Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
 - *5. Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
 - *6. It should be employed the inverter which has 'Duty Dimming', if ICFL is less than 4[mA].

October 24,2002 OEM I-912C-02 22/30



The following chart is Luminance versus Lamp Power for your reference.





8.0 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS86(Texas Instruments) or equivalent.

8.1 Timing Characteristics

Timing Characteristics (60Hz)

Signal	Item	Symbol	MIN.	TYP.	MAX.	Unit
DTCLK	Freqency	Fdck	51	54	57	[MHz]
		Tck		18.5		[ns]
+V-Sync	Frame Rate	Fv	-	60	-	[Hz]
		Tv	-	16.67	-	[ms]
		Nv	1058	1066	2046	[lines]
-	V-Active Level	Tva	15.63	46.89	969.06	[usec]
		Nva	1	3	62	[lines]
-	V-Back Porch	Nvb	6	12	125	[lines]
	V-Front Porch	Nvf	1	1		[lines]
+DSPTMG	V-Line	m		1050		[lines]
+H-Sync	Scan Rate	Fh	-	63.98	-	[KHz]
		Th	-	15.63	-	[usec]
		Nh	762	844	1023	[Tck]
-	H-Active Level	Tha		1.037		[usec]
		Tha	8	56	250	[Tck]
	H-Back Porch	Thb	26	64	300	[Tck]
	H-Front Porch	Thf	8	24		[Tck]
+DSPTMG	Display	Thd		12.96		[usec]
+DATA	Data Even/Odd	n		1400		[dots]

Note: Positive Hsync polarity is recommended. Only positive Vsync is acceptable.

When there are invalid timing, Display appears black pattern.

Synchronous Signal Defects and enter Auto Refresh for LCD Module protection Mode.




8.2 Timing Definition

Vertical Timing

(60Hz)


Support mode	Tvblk	m	Tvf VSYNC	Tv,Nv	Tva	Tvb
	Vertical	Active Field	Front Porch	Frame	VSYNC	VSYNC
	Blanking			Time	Width	Back Porch
1400 x 1050 at 60Hz	0.250 ms	16.411 ms	0.016 ms	16.661 ms	0.047 ms	0.188 ms
(H line rate : 15.63 us)	(16 lines)	(1050 lines)	(1 line)	(1066 lines)	(3 lines)	(12 lines)



Horizontal Timing

(60Hz)

(,						
	Thblk	Thd	Thf	Th,Nh	Tha	Thb
Support mode	Horizontal	Active Field	HSYNC	H Line	HSYNC	HSYNC
	Blanking		Front Porch	Time	Width	Back Porch
1400 x 1050 Dotclock : 108.000 MHz (54.000MHz x2)	2.667 us (288 dots)	12.963 us (1400 dots)	0.444 us (48 dots)	15.630 us (1688 dots)	1.037 us (112 dots)	1.185 us (128 dots)





9.0 Power Consumption

Input power specifications are as follows;

(60Hz)


SYMBOL	PARAMETER	Min	Тур	Max	UNITS	CONDITION
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[V]	Load Capacitance 50 uF
PDD	VDD Power			3.0	[W]	MAX. Pattern, VDD=3.6[V]
PDD	VDD Power		1.8	2.7	[W]	All White Pattern, VDD=3.3[V]
IDD	VDD Current			1000	[mA]	MAX Pattern, VDD=3.0[V]
IDD	VDD Current		550		[mA]	All White Pattern, VDD=3.3[V]
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	[mVp-p]	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	[mVp-p]	

MAX. Pattern: 2dot Vertical pixel Stripe.




10.0 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off .






11.0 Mechanical Characteristics









12.0 National Test Lab Requirement

The display module is authorized to Apply the UL Recognized Mark.

Conditions of Acceptability

Conditions of Acceptability - When installed in the end-product, consideration shall be given to the following;

- This component has been judged on the basis of the required spacings in the Standard for Safety of Information Technology Equipment, CAN/CSA C22.2 No. 60950-00 *UL60950, Third Edition, which are based on the IEC 60950, Third Edition, which would cover the component itself if submitted for Listing.
- 2. The unit is supplied by Limited Power Sources.
- 3. The terminals and connectors are suitable for factory wiring only.
- 4. The terminals and connectors have not been evaluated for field wiring.
- 5. A suitable Electrical and Fire enclosure shall be provided.
- 6. Panel back should be separated form source of fire at least 13mm of air or solid barrier of material of Flammability Class V-1.

***** End Of Page *****

October 24,2002 OEM I-912C-02 30/30